INTRODUCTION
Multilevel voltage source inverters based on the diode clamped phase-legs, flying capacitor phase-legs or cascaded Hbridges were proposed for replacing the two-level inverters with series connection of switches or transformer coupled multiple two-level inverters in medium-or high-voltage level applications such as motor drives and static var compensators [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] . Advantages of the multilevel inverters include: (1) the multilevel structures can ensure even voltage sharing, both statically and dynamically, among the active switches while it is difficult for a two-level inverter with a series connection of switches to do so, (2) substantial reduction in size and volume is possible due to the elimination of the bulky coupling transformers or inductors, (3) multilevel inverters can offer better voltage waveforms with less harmonic contents and thus can significantly reduce the size and weight of passive filter components. The last feature was further explored in multilevel inverters using IGBTs for replacing GTO-based two-level inverters because IGBTs can switch faster and have lessdemanding gate drive requirements than GTOs. On the other end of the power spectrum, because of their low cost resulted from their widespread use in the automotive and power supply industries, low on-resistance and fast switching capability, low voltage MOSFETs are utilized in multilevel inverters to reduce the inverter cost or to provide a high bandwidth sinusoidal output voltage at high efficiency that is unable to achieve with linear amplifiers [11] [12] [13] .
Despite of their superior voltage waveform quality provided by higher level inverters, perhaps the neutral point clamped inverter in [1] is the most widely used multilevel structure because of its relatively small number of switches. The high switch account and the difficulty to balance the voltage of the capacitors in diode-clamped configuration have been preventing the wide acceptance of the higher level inverters in practical applications. As the number of voltage levels, m, grows, the number of active switches increases according to 2×(m−1) for the cascaded H-bridge, diode-clamped and flying capacitor multilevel inverters. In addition, for each phase, the diode-clamped inverter requires at least 2×(m−2) clamping diodes and (m−1) capacitors for dividing the dc voltage, and the flying capacitor inverter needs (m−2) clamping capacitors. This paper presents a new class of multilevel inverters based on a multilevel dc link (MLDCL) and a bridge inverter. Compared with the existing multilevel inverters, the new MLDCL inverters can significantly reduce the switch count as the number of voltage levels increases. For a given number of voltage levels, m, the new inverters requires m+3 active switches, less than half the number of clamping diodes, voltage splitting capacitors in the diode clamped configuration, or the number of clamping capacitors in the flying capacitor configuration. Simulation and experimental results are included to verify the operating principle of the proposed MLDCL inverters.
II. PROPOSED MLDCL INVERTER TOPOLOGIES
A. Cascaded Half-Bridge Based MLDCL Inverter Fig. 1(a) shows a schematic diagram of the proposed inverter topology, which consists of a multilevel dc source and a single-phase full-bridge (SPFB) inverter. The dc source is formed by connecting a number of half-bridge cells in series with each cell having a voltage source controlled by two switches. The two switches, S ak and S bk , operate in a toggle fashion. The cell source is bypassed with S ak on and S bk off, or adds to the dc link voltage by reversing the switches. The operating principle can be explained in Fig. 1(b) by looking at the operating voltage, current and gating signal waveforms given for the most common load -an inductive load, where V bus is the dc bus voltage of the SPFB inverter, i bus the dc bus current, v an the output ac voltage, v an_1 the fundamental components of v an , i a the output ac current, and S 1~S4 , S b1~Sbn represent the corresponding switch's gating signals -"1" dictates on and "0" off. The MLDCL provides a dc bus voltage, V bus , with the shape of a staircase that approximates the rectified waveform of the commanded sinusoidal voltage, to the SPFB inverter, which in turn alternates the voltage polarity to produce an ac voltage of a staircase shape, v an . While the switches in the cells can perform pulse width modulation if necessary or switch at twice the fundamental frequency of the output voltage, the four switches in the SPFB inverter S 1 and S 4 , S 2 and S 3 always work in pairs at the fundamental frequency of the output voltage. This topology was initially introduced in [14] , where a three-phase bridge is used instead of a SPFB, to reduce current ripple for brushless dc motors with an extremely low leakage inductance.
Specifically, the MLDCL formed by the n half-bridge cells provides a staircase-shaped dc bus voltage of n steps, to the SPFB inverter, which in turn alternates the voltage polarity to produce an ac voltage, v an of a staircase shape with (2×n+1) levels, i.e., - As the number of voltage levels, m, grows, the number of active switches increases according to m+3 for the MLDCL inverter, compared to 2×(m−1) for the cascaded H-bridge multilevel inverters, which is also true for the diode-clamped and flying capacitor multilevel inverters, to be discussed in the following subsections. Another salient feature of the new inverter is that, with an inductive load, the switches S 1 ~ S 4 in the SPFB inverter always turn off at zero voltage and turn on at both zero voltage and current. 
B. Diode-Clamped Phase Leg Based MLDCL Inverter
The diode-clamped phase leg can also be used to provide a multilevel dc bus voltage with the shape of a staircase to the SPFB inverter. As an example, Fig. 3(a) is an eleven-level MLDCB inverter based on the diode-clamped phase leg. The diode-clamped phase leg, consisting of ten switches, S 1~S10 , eight clamping diodes, D 1~D8 and a voltage divider of five capacitors, C 1~C5 , provides a dc bus voltage of six voltage levels. Assuming the dc source voltage, V dc is evenly split by the capacitors, the six voltage levels of 0, (1/5)V dc , (2/5)V dc , (3/5)V dc , (4/5)V dc and V dc , can be produced by turning on simultaneously the switch combinations of (S 1 S 2 S 3 S 4 S 5 ), (S 2 S 3 S 4 S 5 S 6 ), (S 3 S 4 S 5 S 6 S 7 ), (S 4 S 5 S 6 S 7 S 8 ), (S 5 S 6 S 7 S 8 S 9 ), and (S 6 S 7 S 8 S 9 S 10 ), respectively. Again, the SPFB inverter flips the polarity of the dc bus voltage, V bus to produce an eleven-level ac voltage, v an as shown in Fig. 3(b) , where the dc bus current, i bus , inverter output current, i a and the current conducting states of the switches, S a~Sc and diodes, D a~Dc in the SPFB are shown for an inductive load. As aforementioned, the switches S a~Sc in the SPFB inverter always turn off at zero voltage and turn on at both zero voltage and current with an inductive load. It is also clear from Fig. 3 (b) that the turn-off current becomes virtually 0 as the power factor approaches 1. Table I gives a comparison of the number of switches, clamping diodes and voltage dividing capacitors required to produce an eleven-level output voltage for the proposed inverter and the existing count part, clearly showing substantial component reduction with the proposed structure. This saving in components grows as the number of voltage level increases as mentioned before. Fig. 4(a) shows the arrangement of a seven-level MLDCL inverter based on a capacitor-clamped phase leg and a singlephase bridge. The capacitor-clamped phase leg, consisting of six switches, S 1~S6 , and two clamping capacitors, C 1 and C 2 , provides a dc bus voltage of four voltage levels, 0, (1/3)V dc , (2/3)V dc and V dc , by turning on the switches according to the voltage levels as listed in table II. There are multiple choices of switch combinations to produce the two middle levels and the capacitors will be charged or discharged as indicated in the table too. By controlling the duration of these switch combinations, the voltage across C 1 and C 2 can be maintained at the required level of (1/3)V dc and (2/3)V dc , respectively. This is a desirable feature for preventing drift of the capacitor voltages, which is lacked in the diode clamped configuration, leading to difficulty in keeping the capacitor voltages balanced. Again, the SPFB inverter flips the polarity of the dc bus voltage, V bus to produce a seven-level ac voltage, v an as shown in Fig. 4(b) , where the dc bus current, i bus , inverter output current, i a and the current conducting states of the switches, S a~Sc and diodes, D a~Dc in the SPFB are shown for inductive load. With the new configuration, the number of switches is reduced from twelve to ten and the number of capacitor from five to two. Again, this saving grows with the number of level.
C. Flying Capacitor Phase Leg Based MLDCL Inverter

III. SIMULATION AND EXPERIMENTAL RESULTS
Detailed circuit simulation was conducted to verify the operating principles of the proposed MLDCL inverters.
A. Half-bridge Based MLDCL Inverter
A three-phase eleven-level half-bridge cell-based MLDCL inverter was first studied for powering an inductive resistor load, as shown in Fig. 5 . The load resistance and inductance are 18 mΩ and 25 µH per phase, and the voltage of each dc source, V s , is set at 30 V. At an output frequency of 100 Hz, the load power factor is 0.75. Fig . 6 shows simulated phase-a dc bus voltage, V bus_a , current, i _bus_a , three phase line-to-neutral voltages, v an , v bn and v cn , and the three phase current, i a , i b and i c , waveforms at an output frequency of 100 Hz. These waveforms confirm the operating principle described in section II.A. Despite the intentionally selected very low inductance, the rms value of the load current ripple is less than 2 % of the fundamental current of 65.5 Arms, clearly demonstrating the superior waveform quality over the two-level PWM inverters.
B. Back-to-Back Connection of Two Single-Phase Diode-
Clamped MLDCL Inverters Fig. 7(a) shows a back-to-back connection of two elevenlevel single-phase diode-clamped MLDCL inverters, one acting as a converter connected to a voltage source of 100 Vrms at 60 Hz, v s through an inductor of 2.9 mH and the other powers an inductive resistor load of 2 Ω and 1.8 mH. Simulated waveforms are given in Fig. 7(b) , where i_bus_inv and Vbus_inv are the bus current and voltage of the inverter, i_Load and v_an are load current and voltage, i_bus_conv and Vbus_conv are the bus current and voltage of the converter, is and vs are the source current and voltage, and Vc1~Vc5 are the voltages across the capacitors C 1~C5 , respectively. These waveforms clearly verify the operating principle described in section II.B. In addition, the following observations can be stated: (1) near sinusoidal source and load currents are produced, again demonstrating the superior waveform quality of the multilevel inverter over the two-level PWM inverters, and (2) while the capacitor voltages fluctuate at twice the source voltage frequency, they closely track with each other due to the back-to-back connection. Fig. 8 shows simulated dc bus voltage and current, load voltage and current waveforms of the seven-level capacitorclamped MLDCLI for powering an inductive resistor load, clearly verifying the operating principle described in section II.C. 
C. Seven-Level Capacitor-Clamped MLDCLI
D. Testing of a Thirteen-Level MLDCL Inverter
For proof-of-concept, a single-phase thirteen-level halfbridge cell based MLDCL inverter was assembled and tested with an inductive resistor load (R=13.2 Ω, L=10 mH) as shown in Fig. 9(a) . The individual dc sources are obtained by using single-phase diode rectifiers and transformers operating off the utility line. Fig. 9(b) shows typical testing waveforms when the inverter was programmed to produce a near sinusoidal output voltage and the four switches in the SPFB are switching at the fundamental frequency of 100 Hz while the other switches at 200 Hz, twice the fundamental frequency. A near sinusoidal load current with a harmonic distortion factor of less than 1% was produced. 
IV. CONCLUSIONS
The proposed MLDCL inverters can significantly reduce the component count as the number of voltage levels increases. Table III summarizes the required number of switches, clamping diodes, capacitors of the three proposed new inverters compared with the existing count part, for a given number of output voltage level, m.
One application area in the low power range (< 100 kW) for the MLDCL inverters is in PM motor drives employing a PM motor of very low inductance. The proposed inverters can utilize the fast-switching capable, low cost low-voltage MOSFETs in the half-bridge cells, the diode-clamped or capacitor-clamped phase legs and IGBTs in the single-phase bridges to dramatically reduce current and torque ripples and to improve motor efficiency by reducing the associated copper and iron losses resulting from the current ripple. These configurations may also be applied in distributed power generation involving fuel cells and photovoltaic.
For high-voltage, high-power applications, high-voltage IGBTs or GTOs, switching at the fundamental frequency, can be used in the single-phase bridge inverters, while lowervoltage but fast-switching capable IGBTs, which may or may not perform PWM, can be employed in the MLDCL sources.
